verilator 5.010-1
Architecture: | x86_64 |
---|---|
Repository: | Extra |
Description: | The fastest free Verilog HDL simulator |
Upstream URL: | https://www.veripool.org/projects/verilator/wiki/Intro |
License(s): | LGPL |
Maintainers: |
Felix Yan Filipe Laíns |
Package Size: | 6.5 MB |
Installed Size: | 32.2 MB |
Last Packager: | Felix Yan |
Build Date: | 2023-05-03 18:36 UTC |
Signed By: | Felix Yan |
Signature Date: | 2023-05-03 18:45 UTC |
Last Updated: | 2023-05-19 17:23 UTC |